A Novel Dimension Reduction Technique For 3D Capacitance Extraction Of VLSI Interconnects (Technical Report / Computer Research Laboratory, UCSC) By Wei Hong